LLM4DV: Using Large Language Models for Hardware Test Stimuli Generation

Zixi Zhang, Balint Szekely, Pedro Gimenes +5

Hardware design verification (DV) is a process that checks the functional equivalence of a hardware design against its specifications, improving hardware reliability and robustness…