TIUP: Effective Processor Verification with Tautology-Induced Universal Properties

Yufeng Li, Yiwei Ci, Qiusong Yang

Design verification is a complex and costly task, especially for large and intricate processor projects. Formal verification techniques provide advantages by thoroughly examining d…