Nanosecond hardware regression trees in FPGA at the LHC

Pavel Serhiayenka, Stephen Roche, Benjamin Carlson +1

We present a generic parallel implementation of the decision tree-based machine learning (ML) method in hardware description language (HDL) on field programmable gate arrays (FPGA)…