most citedPipeRTL: Timing-Aware Pipeline Optimization at IR-Level for RTL Generation

1 citations · 1 across the 5 of their papers we have counts for

collaborators
Showing cs.CLShow all

1 paper · 1 filter

cs.CL2026

Verilog-Evolve: Feedback-Driven and Skill-Evolving Verilog Generation

Zehua Pei, Hui-Ling Zhen, Yu Zhang +3

Large language models (LLMs) have improved Verilog generation from natural-language specifications, but most pipelines still treat generation as isolated sampling followed by funct…