Pattern-Guided Design Space Exploration for FPGA Accelerator Design

Jialiang Zhang, Weiman Yan, Yuelin Zou

High-level synthesis (HLS) raises the abstraction level of FPGA accelerator design from hardware description languages to C/C++, but high-quality results still depend on schedule d…