1 paper · 1 filter
Haotian Lu, Jincong Lu, Sachin Sachdeva +1
With the advent of system-in-package (SiP) chiplet-based design and heterogeneous 2.5D/3D integration, thermal-induced warpage has become a critical reliability concern. While conv…