HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Design

Jinwei Tang, Jiayin Qin, Kiran Thorat +5

With Large Language Models (LLMs) recently demonstrating impressive proficiency in code generation, it is promising to extend their abilities to Hardware Description Language (HDL)…