most citedHardware-Accelerated Event-Graph Neural Networks for Low-Latency Time-Series Classification on SoC FPGA

3 citations · 3 across the 3 of their papers we have counts for

collaborators
Showing cs.ARShow all

1 paper · 1 filter

cs.AR2025

History-Aware Trajectory k-Anonymization Using an FPGA-Based Hardware Accelerator for Real-Time Location Services

Hiroshi Nakano, Hiroaki Nishi

Our previous work established the feasibility of FPGA-based real-time trajectory anonymization, a critical task for protecting user privacy in modern location-based services (LBS).…