most citedVeritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form

1 citations · 1 across the 2 of their papers we have counts for

collaborators
Showing cs.ARShow all

2 papers · 1 filter

cs.AR2026

VeriCWEty: Embedding enabled Line-Level CWE Detection in Verilog

Prithwish Basu Roy, Zeng Wang, Anatolii Chuvashlov +4

Large Language Models (LLMs) have shown significant improvement in RTL code generation. Despite the advances, the generated code is often riddled with common vulnerabilities and we…

cs.AR2025★ 1 cited

Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form

Prithwish Basu Roy, Akashdeep Saha, Manaar Alam +4

Automated Verilog code synthesis poses significant challenges and typically demands expert oversight. Traditional high-level synthesis (HLS) methods often fail to scale for real-wo…