Cement2: Temporal Hardware Transactions for High-Level and Efficient FPGA Programming

Youwei Xiao, Zizhang Luo, Weijie Peng +2

Hardware design faces a fundamental challenge: raising abstraction to improve productivity while maintaining control over low-level details like cycle accuracy. Traditional RTL des…