Continuous-Flow Data-Rate-Aware CNN Inference on FPGA

Tobias Habermann, Michael Mecik, Zhenyu Wang +3

Among hardware accelerators for deep-learning inference, data flow implementations offer low latency and high throughput capabilities. In these architectures, each neuron is mapped…