VHDLSuite: Unified Pipeline for LLM VHDL Generation with Data Synthesis and Evaluation

Yijun Shen, Minghao Shao, Yichen Zhao +4

Large Language Models (LLM) have shown impressive capabilities in Register Transfer Level (RTL) code generation, particularly for Verilog. However, evaluating their performance wit…