activity
20242026
most citedComprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification

1 citations · 1 across the 13 of their papers we have counts for

collaborators
Showing 2026Show all

6 papers · 1 filter

cs.AR2026

Agentic Hardware Design as Repository-Level Code Evolution

Cunxi Yu, Chenhui Deng, Nathaniel Pinckney +1

We present HORIZON, a self-evolving agent framework that treats hardware design as repository-level code evolution. A Markdown harness is compiled into a project pack containing do…

cs.AR2026

AUTOGATE: Automated Clock Gating via Toggling-Aware LLM-based RTL Rewriting

Yiting Wang, Chenhui Deng, Chia-Tung Ho +6

Fine-grain clock gating (FGCG) is among the most effective techniques for reducing dynamic power, yet current FGCG optimization flows remain largely manual. Recent LLM-based RTL op…

cs.CL2026

Nemotron 3 Ultra: Open, Efficient Mixture-of-Experts Hybrid Mamba-Transformer Model for Agentic Reasoning

NVIDIA, :, Aaron Blakeman +572

We introduce Nemotron 3 Ultra, a 550 billion total and 55 billion active parameter Mixture-of-Experts Hybrid Mamba-Attention language model. We pre-trained Nemotron 3 Ultra on 20 t…

cs.CL2026

How LLMs Fail and Generalize in RTL Coding for Hardware Design?

Guan-Ting Liu, Chao-Han Huck Yang, Chenhui Deng +3

Translating sequential programming priors into the parallel temporal logic of hardware design remains a crucial bottleneck for large language models(LLM). To investigate this, we i…

cs.AR2026

ACE-RTL: When Agentic Context Evolution Meets RTL-Specialized LLMs

Chenhui Deng, Zhongzhi Yu, Guan-Ting Liu +3

Recent advances in LLMs have sparked growing interest in applying them to hardware design automation, particularly for accurate RTL code generation. Prior efforts follow two largel…

cs.AR2026

GRPO with State Mutations: Improving LLM-Based Hardware Test Plan Generation

Dimple Vijay Kochar, Nathaniel Pinckney, Guan-Ting Liu +4

RTL design often relies heavily on ad-hoc testbench creation early in the design cycle. While large language models (LLMs) show promise for RTL code generation, their ability to re…