activity
20242026
most citedTime performance of Analog Pixel Test Structures with in-chip operational amplifier implemented in 65 nm CMOS imaging process

5 citations · 8 across the 7 of their papers we have counts for

collaborators
Showing physics.ins-detShow all

5 papers · 1 filter

physics.ins-det2026

Development of a Cherenkov-Based Time-of-Flight Detector Using Silicon Photomultipliers

Liliana Congedo, Giuseppe De Robertis, Antonio Di Mauro +11

The aim of this work is to develop high precision Time-of-Flight (TOF) devices based on high refractive index solid Cherenkov radiators read out by silicon photomultipliers (SiPMs)…

physics.ins-det2026★ 3 cited

A SiPM-Based RICH Detector with Timing Capabilities for Isotope Identification

M. N. Mazziotta, L. Congedo, G. De Robertis +7

In this work, we present a novel compact particle identification (PID) detector concept based on Silicon Photomultipliers (SiPMs) optimized to perform combined Ring-Imaging Cherenk…

physics.ins-det2025

Influence of Radiation and AC Coupling on Time Performance of Analog Pixels Test Structures in 65 nm CMOS technology

Gianluca Aglieri Rinella, Luca Aglietta, Matias Antonelli +44

Monolithic Active Pixel Sensors (MAPS) in advanced CMOS imaging technologies are key to next-generation tracking systems for high-energy physics, where radiation hardness and preci…

physics.ins-det2025

Characterisation of the first wafer-scale prototype for the ALICE ITS3 upgrade: the monolithic stitched sensor (MOSS)

Omar Abdelrahman, Gianluca Aglieri Rinella, Luca Aglietta +136

This paper presents the characterisation and testing of the first wafer-scale monolithic stitched sensor (MOSS) prototype developed for the ALICE ITS3 upgrade that is to be install…

physics.ins-det2024★ 5 cited

Time performance of Analog Pixel Test Structures with in-chip operational amplifier implemented in 65 nm CMOS imaging process

Gianluca Aglieri Rinella, Luca Aglietta, Matias Antonelli +43

In the context of the CERN EP R&D on monolithic sensors and the ALICE ITS3 upgrade, the Tower Partners Semiconductor Co (TPSCo) 65 nm process has been qualified for use in high ene…