Enabling Automated FPGA Accelerator Optimization Using Graph Neural Networks

Atefeh Sohrabizadeh, Yunsheng Bai, Yizhou Sun +1

High-level synthesis (HLS) has freed the computer architects from developing their designs in a very low-level language and needing to exactly specify how the data should be transf…