VeriMoA: A Mixture-of-Agents Framework for Spec-to-HDL Generation

Heng Ping, Arijit Bhattacharjee, Peiyu Zhang +8

Automation of Register Transfer Level (RTL) design can help developers meet increasing computational demands. Large Language Models (LLMs) show promise for Hardware Description Lan…