CMOS-compatible processing and room-temperature characterization on wafer-level for scalable quantum computing

S. J. K. Lang, T. Mayer, J. Weber +10

We report on an industry-grade CMOS-compatible qubit fabrication approach using a CMOS pilot line, enabling a yield of functional devices reaching 92.8 %, with a resistance spread…