1 paper
Sakshi Garg, Jose Renau
In current chip design processes, using multiple tools to obtain a gate-level netlist often results in the loss of source code correlation. SynAlign addresses this challenge by aut…