BRIM: Workload-Balanced Dual-Sided Bit-Serial Sparse Inference Accelerator

Varun Manjunath, Ruokai Yin, Donghyun Lee +2

Bit-serial accelerators exploit bit-level sparsity to reduce DNN inference cost, but existing designs exploit sparsity on only one operand, bounding the speedup. Extending sparsity…