Skip TLB flushes for reused pages within mmap's

Frederic Schimmelpfennig, André Brinkmann, Hossein Asadi +1

Memory access efficiency is significantly enhanced by caching recent address translations in the CPUs' Translation Lookaside Buffers (TLBs). However, since the operating system is…