Accelerating stencils on the Tenstorrent Grayskull RISC-V accelerator

Nick Brown, Ryan Barton

The RISC-V Instruction Set Architecture (ISA) has enjoyed phenomenal growth in recent years, however it still to gain popularity in HPC. Whilst adopting RISC-V CPU solutions in HPC…