Python-based DSL for generating Verilog model of Synchronous Digital Circuits

Mandar Datar, Dhruva S. Hegde, Vendra Durga Prasad +8

We have designed a Python-based Domain Specific Language (DSL) for modeling synchronous digital circuits. In this DSL, hardware is modeled as a collection of transactions -- runnin…