activity
20242026
most citedInsights from Basilisk: Are Open-Source EDA Tools Ready for a Multi-Million-Gate, Linux-Booting RV64 SoC Design?

2 citations · 2 across the 6 of their papers we have counts for

collaborators
Showing cs.ARShow all

6 papers · 1 filter

cs.AR2026

Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon

Enrico Zelioli, Philippe Sauter, Thomas Benz +5

The demand for domain-specific systems-on-chip (SoCs) in artificial intelligence, robotics, and automotive systems is increasing the need for engineers with hands-on expertise on v…

cs.AR2026

Who Checks the Checker? Enhancing Component-level Architectural SEU Fault Tolerance for End-to-End SoC Protection

Michael Rogenmoser, Philippe Sauter, Chen Wu +2

Single-event upset (SEU) fault tolerance for systems-on-chip (SoCs) in radiation-heavy environments is often addressed by architectural fault-tolerance approaches protecting indivi…

cs.AR2026

HyperCroc: End-to-End Open-Source RISC-V MCU with a Plug-In Interface for Domain-Specific Accelerators

Philippe Sauter, Thomas Benz, Paul Scheffler +1

Domain-Specific architectures with accelerators for machine learning and signal processing require efficient bulk data movement and high-bandwidth access to large datasets. Such ca…

cs.AR2026

Implementing and Optimizing an Open-Source SD-card Host Controller for RISC-V SoCs

Axel Vanoni, Philippe Sauter, Paul Scheffler +4

Recent announcements have shown the viability of end-to-end open-source (OS) Linux-capable RISC-V systems on chip (SoCs). However, practical application and software development pl…

cs.AR2025

Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS

Philippe Sauter, Thomas Benz, Paul Scheffler +3

End-to-end open-source electronic design automation (OSEDA) enables a collaborative approach to chip design conducive to supply chain diversification and zero-trust step-by-step de…

cs.AR20242 cited

Insights from Basilisk: Are Open-Source EDA Tools Ready for a Multi-Million-Gate, Linux-Booting RV64 SoC Design?

Philippe Sauter, Thomas Benz, Paul Scheffler +2

Designing complex, multi-million-gate application-specific integrated circuits requires robust and mature electronic design automation (EDA) tools. We describe our efforts in enhan…