Register Aggregation for Hardware Decompilation

Varun Rao, Zachary D. Sisco

Hardware decompilation reverses logic synthesis, converting a gate-level digital electronic design, or netlist, back up to hardware description language (HDL) code. Existing techni…