1 paper
Abhoy Kole, Mohammed E. Djeridane, Lennart Weingarten +2
The use of Boolean Satisfiability (SAT) solver for hardware verification incurs exponential run-time in several instances. In this work we have proposed an efficient quantum SAT (q…