Heuristic-Driven Resource Optimization for Decoupled Memory Channels on FPGAs

Arnab A. Purkayastha, Shobhit Aggarwal, Jay Tharwani

Determining OpenCL channel depths for Decoupled Access-Execute (DAE) architectures in High-Level Synthesis (HLS) is critical for balancing performance and hardware efficiency. Conv…