activity
20242026
most citedFrom Concept to Practice: an Automated LLM-aided UVM Machine for RTL Verification

2 citations · 3 across the 5 of their papers we have counts for

collaborators
Showing cs.SEShow all

1 paper · 1 filter

cs.SE2025

VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction

Ning Wang, Bingkun Yao, Jie Zhou +4

Large Language Models (LLMs) have demonstrated remarkable potential in debugging for various programming languages. However, the application of LLMs to Verilog debugging remains in…