ChatModel: Automating Reference Model Design and Verification with LLMs

Jianmin Ye, Tianyang Liu, Qi Tian +3

As the complexity of integrated circuit designs continues to escalate, functional verification becomes increasingly challenging. Reference models, critical for accelerating the ver…