2 citations · 2 across the 7 of their papers we have counts for
1 paper · 1 filter
Jatin Nainani, Chia-Tung Ho, Anirudh Dhurka +1
Timing analysis is an essential and demanding verification method for Very Large Scale Integrated (VLSI) circuit design and optimization. In addition, it also serves as the corners…