1 citations · 1 across the 3 of their papers we have counts for
3 papers · 1 filter
An MLIR Lowering Pipeline for Stencils at Wafer-Scale
Nicolai Stawinoga, David Katz, Anton Lydike +4
The Cerebras Wafer-Scale Engine (WSE) delivers performance at an unprecedented scale of over 900,000 compute units, all connected via a single-wafer on-chip interconnect. Initially…
Pragma driven shared memory parallelism in Zig by supporting OpenMP loop directives
David Kacs, Joseph Lee, Justs Zarins +1
The Zig programming language, which is designed to provide performance and safety as first class concerns, has become popular in recent years. Given that Zig is built upon LLVM, an…
TensorFlow as a DSL for stencil-based computation on the Cerebras Wafer Scale Engine
Nick Brown, Brandon Echols, Justs Zarins +1
The Cerebras Wafer Scale Engine (WSE) is an accelerator that combines hundreds of thousands of AI-cores onto a single chip. Whilst this technology has been designed for machine lea…