SysVCoder: An LLM-Driven Framework for Systematic Generation of System-Level Design

Jian Zuo, Junzhe Liu, Xianyong Wang +6

Recent advances in large language models (LLMs) have demonstrated strong potential in generating hardware designs using hardware description languages (HDLs) such as Verilog. Howev…