4 citations · 4 across the 1 of their papers we have counts for
1 paper
Adel Ejjeh, Vikram Adve, Rob Rutenbar
High Level Synthesis (HLS) tools, like the Intel FPGA SDK for OpenCL, improve design productivity and enable efficient design space exploration guided by simple program directives…