1 paper
Bindu Madhavan, Edward Lee, Joshua Zusman +1
An 8 x 8 mixed-signal matrix multiplier architecture based on 64 hybrid capacitor-resistor multiplying digital to analogue converters implemented in a 65 nm CMOS technology was dev…