A radiation tolerant clock generator for the CMS Endcap Timing Layer readout chip

H. Sun, Q. Sun, S. Biereigel +14

We present the test results of a low jitter Phase Locked Loop (PLL) prototype chip for the CMS Endcap Timing Layer readout chip (ETROC). This chip is based on the improved version…