1 paper
Bilgiday Yuce, H. Fatih Ugurdag, Iskender Agi +5
This paper describes a graph-theoretic formalism and a flow that, to a great extent, automate the design of clock trees in Sampled-Data Analog Circuits (SDACs). The current practic…