RapidStream IR: Infrastructure for FPGA High-Level Physical Synthesis

Jason Lau, Yuanlong Xiao, Yutong Xie +7

The increasing complexity of large-scale FPGA accelerators poses significant challenges in achieving high performance while maintaining design productivity. High-level synthesis (H…