1 paper
Ghassem Jaberipur, Bardia Nadimi, R. Kazemi +1
Modulo-(2q+2q−1±1) adders have recently been implemented using the regular parallel prefix (RPP) architecture, matching the speed of the widely used modulo-$(2^q \pm 1)…