Timing-Error Optimized Architecture for Current-Steering DACs

Ramin Babaee, Shahab Oveis Gharan, Martin Bouchard

We propose a novel digital-to-analog converter (DAC) weighting architecture that statistically minimizes the distortion caused by random timing mismatches among current sources. To…