Parallel FPGA Router using Sub-Gradient method and Steiner tree

Rohit Agrawal, Chin Hao Hoo, Kapil Ahuja +1

In the FPGA (Field Programmable Gate Arrays) design flow, one of the most time-consuming step is the routing of nets. Therefore, there is a need to accelerate it. In a recent paper…