CIAO: Cache Interference-Aware Throughput-Oriented Architecture and Scheduling for GPUs

Jie Zhang, Shuwen Gao, Nam Sung Kim +1

A modern GPU aims to simultaneously execute more warps for higher Thread-Level Parallelism (TLP) and performance. When generating many memory requests, however, warps contend for l…