A New Paradigm for Fault-Tolerant Computing with Interconnect Crosstalks

Naveen Kumar Macha, Bhavana Tejaswini Repalle, Sandeep Geedipally +2

The CMOS integrated chips at advanced technology nodes are becoming more vulnerable to various sources of faults like manufacturing imprecisions, variations, aging, etc. Additional…