Cimple: Instruction and Memory Level Parallelism

Vladimir Kiriansky, Haoran Xu, Martin Rinard +1

Modern out-of-order processors have increased capacity to exploit instruction level parallelism (ILP) and memory level parallelism (MLP), e.g., by using wide superscalar pipelines…