1 citations · 1 across the 1 of their papers we have counts for
1 paper
Ming Ling, Xiaoqian Lu, Guangmin Wang +1
To mitigate the ever worsening "Power wall" and "Memory wall" problems, multi-core architectures with multilevel cache hierarchies have been widely accepted in modern processors. H…