Leveraging Architectural Support of Three Page Sizes with Trident

Venkat Sri Sai Ram, Ashish Panwar, Arkaprava Basu

Large pages are commonly deployed to reduce address translation overheads for big-memory workloads. Modern x86-64 processors from Intel and AMD support two large page sizes -- 1GB…