Optimising Design Verification Using Machine Learning: An Open Source Solution

B. Samhita Varambally, Naman Sehgal

With the complexity of Integrated Circuits increasing, design verification has become the most time consuming part of the ASIC design flow. Nearly 70% of the SoC design cycle is co…