Low Latency CMOS Hardware Acceleration for Fully Connected Layers in Deep Neural Networks

Nick Iliev, Amit Ranjan Trivedi

We present a novel low latency CMOS hardware accelerator for fully connected (FC) layers in deep neural networks (DNNs). The FC accelerator, FC-ACCL, is based on 128 8x8 or 16x16 p…