Top-Down Transaction-Level Design with TL-Verilog

Steven Hoover, Ahmed Salman

Transaction-Level Verilog (TL-Verilog) is an emerging extension to SystemVerilog that supports a new design methodology, called transaction-level design. A transaction, in this met…