9 citations · 11 across the 3 of their papers we have counts for
Showing cs.ARShow all
2 papers · 1 filter
cs.AR2019★ 9 cited
PERI: A Posit Enabled RISC-V Core
Sugandha Tiwari, Neel Gala, Chester Rebeiro +1
Owing to the failure of Dennard's scaling the last decade has seen a steep growth of prominent new paradigms leveraging opportunities in computer architecture. Two technologies of…
cs.AR2007
FPGA based Agile Algorithm-On-Demand Co-Processor
R. Pradeep, S. Vinay, Sanjay Burman +1
With growing computational needs of many real-world applications, frequently changing specifications of standards, and the high design and NRE costs of ASICs, an algorithm-agile FP…