1 paper
Bhavya Vasudeva, Puneesh Deora, Pyari Mohan Pradhan +1
In this paper, the field programmable gate array (FPGA) implementation of a fetal heart rate (FHR) monitoring system is presented. The system comprises of a preprocessing unit to r…