The Distributed Network Processor: a novel off-chip and on-chip interconnection network architecture

Andrea Biagioni, Francesca Lo Cicero, Alessandro Lonardo +7

One of the most demanding challenges for the designers of parallel computing architectures is to deliver an efficient network infrastructure providing low latency, high bandwidth c…